8 200	<u> </u>	, ,			T		1	Sheet					
E a com	PTO 8888	(1449 U.S. Department of Patent and Trader			Attorney Docket No.:	Serial No.: 10/787							
(Rev		TION DISCLOSURE OF			Applicant: Andrew B. Kahng et al.								
	NFORMATION DISCLOSURE CITATION Use several sheets if necessary)				Filing Date: February	Group: 2825							
U.S.	PATE	NT DOCUMENTS											
Exami Initia		Document Number	Date		Name	Class	Subclass	Filin If App					
	_												
· · · · · ·				 			<u> </u>						
FOR	IGN	PATENT DOCUMENTS		<u>l</u>			1	<u> </u>					
								Transl					
		Document Number	Date	Country		Class	Subclass	Yes					
	_			<u> </u>									
	\dashv						<u> </u>						
·		1		<u> </u>			<u> </u>	<u> </u>					
		OTHER	DOCUMENTS	3 (Including A	uthor, Title, Date, Pertine	ent Pages, Etc.)							
l la		International Technology Roadmap for Semiconductors, December 2001 http://public.itrs.net/											
34		Y. Cao., P. Gupta, A.B. Assessments in Nanom	Kahng, D. Sylv eter VLSI", <i>IE</i>	vester and J. Y EE Internation	Yang, "Design Sensitiviti nal ASIC/SOC Conferen	es to Variability: ce, 2002, pp. 41	Extrapolation 1-415.	ons and					
Y?		"The Outlook for Semiconductor Processes and Manufacturing Technologies in the 0.1-µm Age", http://www.cyberfab.net/events/013mmts/links013.html.											
77		1	M.L. Rieger, J.P. Mayhew and S. Panchapakesan, "Layout Design Methodologies for Sub-Wavelength Manufactur Proceedings of Design Automation Conference, 2001, pp. 85-92.										
79		M.L. Rieger, J.P. Mayhe		onference, 200	11, pp. 85-92.		Chiang Yang, "Challenges of Mask Cost and Cycle Time", SEMATECH: Mask Supply Workshop, Intel, 2001.						
79		M.L. Rieger, J.P. Mayhe Proceedings of Design of Chiang Yang, "Challeng	Automation Co es of Mask Co	st and Cycle	Time", SEMATECH: Mas								
77		M.L. Rieger, J.P. Mayhe Proceedings of Design of Chiang Yang, "Challeng W. Carpenter, "Internati	Automation Co es of Mask Co onal SEMATE	ost and Cycle CH" A Focus	Time", SEMATECH: Mason the Photomask Indus	try", http://www.l	kla-						
77		M.L. Rieger, J.P. Mayhe Proceedings of Design of Chiang Yang, "Challeng W. Carpenter, "Internati tencor.com/company_in	Automation Co es of Mask Co onal SEMATE fo/magazine /a	ost and Cycle CH" A Focus of autumn00/Inte	Time", SEMATECH: Mason the Photomask Indus	try", http://www.i askindustry_Aut	kla-						
77		M.L. Rieger, J.P. Mayhe Proceedings of Design of Chiang Yang, "Challeng W. Carpenter, "Internati tencor.com/company_in B. Bruggeman et al., "M. S. Murphy, Dupont Photography of the Proceedings of the Pro	Automation Co es of Mask Co onal SEMATE fo/magazine /a icrolithography omask, SEMA	ost and Cycle CH" A Focus of autumn00/Inte y Cost Analysi ATECH: Mask	Time", SEMATECH: Masson the Photomask Indus or SEMATECH_photomas", Interface Symposium Supply Workshop, 2001	try", http://www.laskindustry_Aut 1, 1999.	kla- umnMag00-	3.pdf					
77		M.L. Rieger, J.P. Mayhe Proceedings of Design of Chiang Yang, "Challeng W. Carpenter, "Internati tencor.com/company_in B. Bruggeman et al., "M. S. Murphy, Dupont Photo A. Agarwal, D. Blaauw a	Automation Co es of Mask Co onal SEMATE fo/magazine /a icrolithography omask, SEMA and V. Zolotov;	ost and Cycle CH" A Focus of autumn00/Inte y Cost Analysi ATECH: Mask "Statistical Ti	Time", SEMATECH: Mas on the Photomask Indus or_SEMATECH_photoma s", Interface Symposium	try", http://www. askindustry_Aut 1, 1999. unds and Select	kla- umnMag00- ive Enumer	3.pdf					
V		M.L. Rieger, J.P. Mayhe Proceedings of Design Chiang Yang, "Challeng W. Carpenter, "Internatitencor.com/company_in B. Bruggeman et al., "M. S. Murphy, Dupont Photo A. Agarwal, D. Blaauw a ACMIEEE International 1243-1260. Robert R. Kinnison, App.	Automation Co es of Mask Co onal SEMATE fo/magazine /a icrolithography omask, SEMA and V. Zolotov; Workshop on	ost and Cycle CH" A Focus of autumn00/Inte y Cost Analysi ATECH: Mask "Statistical Ti Timing Issues Value Statistic	Time", SEMATECH: Mason the Photomask Industr_SEMATECH_photomass", Interface Symposium Supply Workshop, 2001 ming Analysis Using Boss in the Specification and St., Battelle Press, 1985.	try", http://www.laskindustry_Auton, 1999 unds and Selected Synthesis of definitions.	kla- umnMag00- ive Enumen igital Systen	3.pdf ation", ns, 200					
344		M.L. Rieger, J.P. Mayhe Proceedings of Design Chiang Yang, "Challeng W. Carpenter, "Internatitencor.com/company_in B. Bruggeman et al., "M. S. Murphy, Dupont Photo A. Agarwal, D. Blaauw a ACMIEEE International 1243-1260. Robert R. Kinnison, App.	Automation Co es of Mask Co onal SEMATE fo/magazine /a icrolithography omask, SEMA and V. Zolotov; Workshop on olied Extreme Valency and I.N.	ost and Cycle CH" A Focus of autumn00/Inte y Cost Analysi ATECH: Mask ; "Statistical Ti Timing Issues Value Statistic Hajj, "Delay a	Time", SEMATECH: Mason the Photomask Industr SEMATECH_photomass", Interface Symposium Supply Workshop, 2001 ming Analysis Using Boos in the Specification and specification and Area Optimization for	try", http://www. askindustry_Aut n, 1999. unds and Select d Synthesis of de r Discrete Gate	kla- umnMag00- ive Enumer igital System	3.pdf ation", ns, 200					

Sheet 2 of 2 U.S. Department of Commerce Attorney Docket No.: 0321.67421 Serial No.: 10/787,070 Patent and Trademark Office Applicant: Andrew B. Kahng et al. INFORMATION DISCLOSURE CITATION (Use several sheets if necessary) Group: 2825 Filing Date: February 25, 2004 U.S. PATENT DOCUMENTS Examiner Filing Date Initial® **Document Number** Class **Subclass** Date Name If Appropriate FOREIGN PATENT DOCUMENTS Translation **Document Number** Country Date Class Subclass Yes No OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) R. Nair, C.L. Berman, P.S. Hauge and E.J. Yoffa, "Generation of Performance Constraints for Layout" IEEE Transactions on Computer Aided Design, 8(8), 1989, pp. 860-874. A.E. Dunlop, J.P. Fishburn, D.D. Hill and D.D. Shugard, "Experiments using Automatic Physical Design Techniques for Optimizing Circuit Performance", Proc. IEEE International Symposium on Circuits and Systems, (2), 1990, pp. 847-851. M. Sarrafzadeh, D.A. Knol and G.E. Tellez, "A Delay Budgeting Algorithm Ensuring Maximum Flexibility in Placement", IEEE Transactions on Computer Aided Design of Integrated circuits and Systems, 16(11), 1997, pp. 1332-1341. Synopsis Design Compiler, http://www.synopsys.com/products/logic.html

Examiner (

Tamos

BM

Date Considered

10-26-05

Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.